

Peter Miller

P.O. Box 143
South Paris, ME, 04281

www.PeterMiller.engineer

+1 (207) 890-4530
Peter@Miller.engineering

Summary	Electrical Engineer with a focus on digital and computer engineering. Experience with CPU architecture design, digital logic design and layout, RTL design, embedded system design and system level testing. Looking for co-op or full time position.	
Work Experience	RIT Center for Detectors – Rochester, NY	Student Software Engineer August 2018 – May 2019
	<ul style="list-style-type: none">Designed Photonic Integrated Circuit (PIC) stand-in for testing of PIC verification toolsCreated PCB layout for PIC stand-inConstructed PIC stand in including many SMD components	
	Advanced Micro Devices – Austin, TX	Co-op Engineer January 2018 – May 2018
	<ul style="list-style-type: none">Helped set up System Level Testing (SLT) for 7nm Radeon Instinct and Radeon VII GPUsBegan thermal evaluations for Radeon Instinct and Radeon VII GPUsImproved and streamlined existing SLT toolsCreated tool to make SLT & ATE testing procedures easier to set up and understandSet up open source iPXE as a seamless replacement for PXE to solve upcoming compatibility issues	
	Teledyne Scientific Co. – Durham, NC	Technical Intern March 2017 – August 2017
	<ul style="list-style-type: none">Developed, improved and overhauled MATLAB scripts for bulk image processingTrained and help supervise another intern with using these scriptsRan experiments to test and refine softwareWorked to compile and set up a custom kernel for an Nvidia TX1 Jetson development boardPrepared slides for review by government	
	Teledyne Scientific Co. – Durham, NC	Software Intern July 2016 – August 2016
	<ul style="list-style-type: none">Developed and improved MATLAB scripts for bulk image processing	
Education	Rochester Institute of Technology – Rochester, NY	2014 – 2019
	BS Electrical Engineering with Computer Engineering Option	
Skills	General: Debugging, problem solving, design & verification, layout Hardware: Intel/Altera FPGA, TI MSP430, Arduino, Raspberry Pi, Nvidia TX1 Languages: Verilog, VHDL, Assembly, C/C++, Java, MATLAB, Unix Shell, Javascript, HTML, CSS, Batari Basic Software: Linux, Cadence Virtuoso, Intel Quartus	
Projects	OLLAR & PAM_RISC521 Processors	
	<ul style="list-style-type: none">RISC processors developed in Verilog for the Altera Cyclone IV & V FPGAsPAM_RISC521 was developed for RIT's EEE521 Design of Computer Systems courseOLLAR (Open-source License Logic & Arithmetic RISC) is being developed as an open-source RISC processor with goals of being easy to modify and understandOLLAR will be provided with documentation on its detailed workings to enhance its potential as a learning aidBoth processors can implement multiple cores and a four-stage pipelinePAM_RISC521 Implements a cache	
	Satellite Tracking Automated Receiver (STAR)	
	<ul style="list-style-type: none">Multidisciplinary Senior Design project designed to track satellite passes and record their radio transmissionsEliminates need for manual tracking at odd times of day or in poor weatherDesigned core of control firmware including a text-based interface for receiving commands	
	Who's Really In Charge?	
	<ul style="list-style-type: none">Created a homebrew puzzle game for the Atari 2600 that leverages limitations and specific hardware aspects of the 2600 as key components of the puzzlesWritten in Batari Basic, runs in Stella emulator and on real hardware using a Harmony CartridgeBooklet was written by partner which gives important information, in the form of a story, to the user for gameplay of each puzzle, with each puzzle directing the user to a specific page in the booklet	
Groups	Boy Scouts of America	2006 – 2014
	<ul style="list-style-type: none">Order of the ArrowEagle Scout	2009 – Present 2014
	Cum Laude Society	2014 – Present
	RIT Linux Users Group	2014 – 2019
	National Society of Leadership & Success	2016 – Present
	Order of the Engineer	2019 – Present